28

1	
2	A Method for Detecting and Monitoring Defects
3	
4	
5	BACKGROUND OF INVENTION
6	
7	Field of the Invention
8	This invention relates generally to methods to control processes and to
9	screen product and more particularly to a statistical process control method for using
10	regression analysis and goodness of fit measurements to control processes and/or to screen
11	devices and more particularly to a statistical process control method for using goodness of
12	fit measurements to control electronic/semiconductor manufacturing processes, such as
13	resistance and void defects in conductive lines.
14	
15	Description of the Prior Art
16	During the fabrication of semiconductor devices, multiple film layers
17	are deposited on a substrate. Preferably, the film layer should form a continuous coating of
18	uniform thickness over the entire surface of the substrate. For example, a metal film layer
19	may be used to cover a dielectric layer, wherein the dielectric layer includes holes or
20	trenches extending therethrough. The metal film fills or conformally covers the holes or
21	trenches in the dielectric layer to provide a conductive path through the dielectric layer to
22	the layer or layers beneath the dielectric layer. After the metal film is deposited on the
23	dielectric layer, it may then be masked and etched to form isolated metal interconnects on
24	the substrate that extend above the base of any hole or trench by a height that
25	approximately equals the sum of the thickness of the metal film deposited on the dielectric
26	layer and the depth of the hole or trench.
27	To ensure that the interconnects formed on the substrate have the

desired electrical properties, the thickness of the metal film layer deposited on the substrate

1	must be maintained within a specified tolerance band. If the metal film is too thick or too
2	thin, the height, and thus the electrical resistance, of the interconnects created on the
3	substrate will fall outside of the desired tolerance range. Likewise, if the thickness of the
4	film layer is substantially non-uniform, the electrical resistance of a potion of the
5	interconnects will fall outside of the desired tolerance range. In these cases, the devices
6	ultimately formed with the interconnects that fall outside of the tolerance range will be
7	defective.
8	
9	One method of monitoring the thickness of an electrically
10	conductive film deposited on a semiconductor substrate is to measure the electrical sheet
11	resistance of the film.
12	The sheet resistance of thin films is commonly measured with one of
13	two different measuring apparatuses. A multi-point probe may be placed into contact with
14	the film layer to measure the resistance of the film layer between the points, or a non-
15	contacting eddy current probe may be placed in proximity with the substrate to measure the
16	sheet resistance of the film layer. Based upon the sheet resistance value obtained for the
17	film layer, in comparison with the tolerance band for the sheet resistance value and the
18	prior sheet resistance values obtained from the same batch of substrates, a determination
19	can be made as to whether any adjustments in the operating parameters of the deposition
20	chamber need to be made.
21	Examples of a resistance measurement and a sheet resistivity
22	measurement are provided here. Resistance can be measured on a two point structure (not
23	shown). FIG. 1 shows schematically a four-point Kelvin technique in the prior art for
24	measuring the resistance value of a device 1000 (e.g., a resistor) in an integrated circuit. In
25	FIG. 1, device 1000 is connected to four terminals (pads) 1001-1004. According to the
26	four-point Kelvin technique, a current I is forced through device 1000 via terminals 1001
27	and 1002, resulting in a voltage difference V ₁ -V ₂ across device 1000. The voltage
28	difference is measured across the other two terminals 6003 and 6004. The resistance R of

1 device 1000 is provided by: 2 3 $R = (V_1 - V_2)/I$ 4 5 Sheet resistance Rs is a convenient measure of resistivity of a conducting layer. 6 FIG. 2 shows a Kelvin structure 2000 In Kelvin structure 2000, 7 rectangular portion 2201 for which a resistance is measured. Rectangular portion 11201 8 has a length L which is much greater than its width W. A current I is forced across the 9 length of rectangular portion 2201 via probe pads 2202 and 2203 to create a voltage 10 difference $\Delta V = V_1 - V_2$ along the length of rectangular portion 2201, which is measured 11 across probe pads 2204 and 2205. The sheet resistance (Rs) is thus determined by: 12 $Rs = \Delta V/I*W/L$ 13 14 By choosing a width W which is much larger than the minimal width W_{min} for conductors in the layer in question (e.g., W=20*W_{min}), Kelvin structure 1000 is 15 16 relatively insensitive to CD loss. Further, by having a length L much greater than its width 17 W, thereby raising its resistance R along length L, test structure 1000 maintains a relatively 18 measurable voltage difference across probe pads 2204 and 2205, while avoiding excessive 19 heating effects because of the relatively smaller current. Rectangular portion 2201 is 20 provided only for illustrative purpose. In fact, the shape of the portion across which resistance is measured is not essential for achieving the results above. To provide the 21 22 requisite measurable resistance, an effective length in the direction of current flow which is 23 significantly greater than its effective width suffices. For example, region 2201 could be 24 replaced with a serpentine resistive trace which has a total length greatly exceeding its 25 width, provided that the resistive trace's width significantly exceeds the minimum width W_{min} for the conductor layer. A field solver can be used to calculate the effective length-to-26 27 width ratio, and hence the relationship between R and Rs, using well-known techniques.

1	Resistance measurements are common methods to monitor and control
2	the resistivity (sheet resistance) and width in semiconductor processing. However, the
3	inventor has found resistance measurements are generally not sensitive enough to detect
4	small, low level defects, such as void defects.
5	The semiconductor and electronics industry primarily depended on
6	manual microscopic, and more recently, automated inspection techniques to find and
7	screen defects. These techniques become less effective, however, as geometries continue
8	to shrink into the deep submicron regime, since the size for which defects are critical also
9	shrink. Defects such as interior voids in conductive lines are even more difficult to detect
10	visually. Moreover, some defects, such as stress induced voids in Al lines, may not appear
11	until several process steps after the Al conductors were inspected.
12	
13	There is a need for an improved process control and device screening
14	method to be sensitive to small variations in measured test values, such as sheet resistance.
15	
16	
17	The importance of overcoming the various deficiencies noted above is
18	evidenced by the extensive technological development directed to the subject, as
19	documented by the relevant patent and technical literature. The closest and apparently
20	more relevant technical developments in the patent literature can be gleaned by considering
21	US 6,403,389B1(Chang et al.) shows a method for measuring sheet resistance.
22	
23	US 5,627,101(Lin et al.) shows a test method for electro-migration
24	using a Metal and Poly test structure
25	
26	US 5,987,398(Halverson et al.) shows a method for SPC for a process
27	having a non-constant mean of a response variable.

1	US 5,883,437(Maruyama et al.) discloses a method for applying a time
2	varying voltage between the electrode and wiring pattern at different locations.
3	US 6,466,038(Pekin, et al.) shows a method for non-isothermal electro
4	migration testing of interconnects.
5	US 5,514,974(Bouldin) shows a method for testing for metal failures b
6	using 2 different test structures.
7	US 6,087,189(Huang) shows test structure to monitor silicide.
8	US 5,552,718(Bruce et al.) shows a test structure for space and line
9	measurement.
10	

1	
2	
3	SUMMARY OF THE INVENTION
4	It is an object of an embodiment of the present invention to provide a
5	process control or screening method.
6	It is an objective of an embodiment of the invention to provide a test
7	method that is sensitive to low level defects.
8	An embodiment of the present invention provides a method of testing
9	which is characterized as follows. First, test measurement values from a device are
10	obtained at a plurality of independent variable values. We calculate a goodness of fit value
11	for a fitted curve between: (1) the test measurement values; and (2) the independent
12	variable values. We use the goodness of fit value to monitor the processes used to form the
13	device.
14	Another aspect of the embodiment includes using control limits on the
15	goodness of fit values.
16	Another aspect further includes using control limits on the goodness of
17	fit values; the control limits established based on a history of goodness of fit values or on
18	device requirements.
19	Another aspect further includes the goodness of fit is a correlation
20	coefficient or a standard error value.
21	Another aspect further includes the fitted curve is a least squares fitted
22	straight line.
23	
24	Another embodiment of the present invention provides a method of
25	testing which is characterized as follows.
26	a) providing a device structure that has at least a first test structure, a
27	second test structure and a third test structure incorporating a resistive
28	portion from which resistance is measured:

1	(1) the resistive portion having an effective length (Lx) and
2	an effective width (Wx),
3	(2) the first, second and third test structures have resistive
4	portions with different effective widths (W1 W2,
5	Wi);
6	(3) the resistive portion of the first, second and third type test
7	structures have effective lengths (L1, L2, Li);
8	b) measuring the resistance (R) of the test structures;
9	c) calculating the goodness of fit value for a fitted curve between:
10	(1) the effective length divided by the measured resistance (L1/R1,
11	L2/R2,Li /Ri); and
12	(2) the effective widths (W1, W2,Wi) of the test structures;
13	d) using the goodness of fit value to: (1) control the processes used to form
14	the device or (2) screen the devices.
15	
16	
17	An advantage of the embodiment of the invention is that the goodness
18	of fit measurements values are sensitive to low level defects that may not show up in
19	standard SPC methods. For example, the embodiments are can use resistance measurement
20	to monitor for low level defects (e.g., voids defects) in metal lines where the void defects
21	raise the resistance, but not enough to exceed traditional control limits.
22	
23	Additional objects and advantages of embodiments the invention will be
24	set forth in the description that follows, and in part will be obvious from the description, or
25	may be learned by practice of the invention. The objects listed above are incomplete and
26	do not limit the invention in any way. The objects and advantages of embodiments of the

- 1 invention may be realized and obtained by means of instrumentalities and combinations
- 2 particularly pointed out in the append claims.

1	** * *
2	BRIEF DESCRIPTION OF THE DRAWINGS
3	The features and advantages of a semiconductor device according to the
4	present invention and further details of a process of fabricating such a semiconductor
5	device in accordance with the present invention will be more clearly understood from the
6	following description taken in conjunction with the accompanying drawings in which like
7	reference numerals designate similar or corresponding elements, regions and portions and
8	in which:
9	Figure 1 shows a four-point Kelvin structure 600 of the prior art for
10	measuring resistance of a device according to the prior art.
11	Figure 2 shows a four-point Kelvin test structure 1000 for determining
12	a sheet resistivity for a conductor layer; four-point Kelvin test structure is relatively
13	insensitive to critical-dimension loss according to the prior art.
14	Figure 3 shows an example of a fitted curve (straight line) calculated
15	for: (1) (y-axis) the measured resistance (Ri) divided by the effective length (R1/L1,
16	R2/L2,Ri /Li) and (2) (x-axis) the effective widths (W1, W2, Wi) of the test structures
17	according to an example embodiment.
18	Figure 4A shows an example frequency plot of r (correlation
19	coefficient) vs frequency according to an example embodiment of the invention.
20	Figure 4B shows an example "goodness of fit value" (e.g., correlation
21	coefficient) vs sample showing an example control limit according to an example
22	embodiment of the invention.
23	Figure 5A shows an example of a fitted curve for R vs. Temperature
24	according to an example embodiment.
25	Figure 5B shows a table with resistance data from 2 different test site
26	(with different widths) and at two temperatures according to an example embodiment.
27	Figure 6 shows a top down view of a conductor 600 having a square
28	defect 610 (e.g., void) according to an example embodiment used for simulation

1 2

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The inventor has found that conventional Statistical Process control methods are insensitive to low level defects. For example, resistance measurements are common methods to monitor and control the resistivity (sheet resistance) and width of conducting lines and resistors in semiconductor processing. The inventor has found that resistance measurements can be used to detect defects that increase resistance. The inventor has found that traditional SPC methods using measured resistance measurement values are not sensitive to monitor low level defects (e.g., metal voids). The resistance values are relatively insensitive and also ambiguous, as the fluctuations due to defects are compounded with the fluctuations due to resistance variations that may also arise from compositional variation or dimensional variation. The inventor has found using 3 sigma control limits on resistance measurements were not sensitive enough to detect small, low level defects in metal lines, such as void defects. Resistance excursions outside a 3 sigma control limit have been false signals for metal voiding. These false alarms created delays shipping wafers, as well as causing the unproductive deployment of resources to investigate whether metal voiding was present.

Overview

An example embodiment of the invention is a method that uses a goodness of fit value measure arising from a regression or curve fitting technique test/measurement (e.g., correction correlation coefficient, standard error) for a test parameter (e.g., resistance) for monitoring/screening or for process control. The goodness of fit value arises from a regression or curve fitting technique. The minimum number of test values required to calculate a goodness of fit test is obtained.

1	A curve is fitted to the test parameters values (e.g., dependent variable)
2	and an independent variable (s). A goodness of fit measurement/test (e.g., correlation
3	coefficient) is performed on the curve. The goodness of fit measurement value is used to
4	screen devices (wafers) or for process control. Control limits or scrap limits can be
5	established on the goodness of fit measurement value.
6	The embodiment's goodness of fit test is thought to be more sensitive
7	than conventional SPC methods. One reason for the embodiment sensitivity is that the
8	embodiment utilizes multiple measurements for curve fitting. In contrast, usual SPC
9	methods use a single measurement. Moreover, the example embodiment for monitoring
10	resistivity tests resistivity on multiple width lines, both larger and at least one that is equal
11	to the minimum usable line width of the particular technology. For example, 0.18um
12	CMOS technology has a drawn 0.18um polysilicon and width. If desired, one
13	measurement can be made on a smaller than the usable linewidth to enhance the sensitivity
14	to small defects but at the risk of introducing false signals because the process may not be
15	fully capable of a smaller width.
16	A. dependent variables
17	The test value (e.g., measured value or result value) is the dependent
18	variable. Other variables are independent variables. For example, the independent variables
19	can be parameters of the test structure (e.g., resistor width) or test conditions (e.g.,
20	temperature).
21	The test values can be obtained using any combination of test structures
22	and test conditions or any other independent variable(s). For example, the test values can
23	be measured on three different test sites that have different test structures.
24	Also, the test parameters can be obtained on one test site, but the tests
25	are performed under different conditions (e.g., temperature, current, voltage, light
26	intensity, etc.). In addition, different combinations of dependent variables are possible,

1	such as making measurements on two different test site configurations at two different		
2	conditions.		
3	As the number of independent variables (N – degrees of freedom)		
4	increase, the n	ninimum number to data point is required to obtain the goodness of fit values	
5	increases (N+2	2).	
6	В.	goodness of fit tests	
7		The embodiment can use many types of goodness of fit tests, such as	
8	correlation coefficients (r or r-sq), standard error of the regression, F test statistics, or other		
9	types of statist	ics that evaluate the difference between the predicted values of the	
10	regression to the actual measured values.		
11	C.	curve fitting	
12		The curve fitting formula or model relates the dependent variable to the	
13	independent v	ariable. The embodiments can use any type of curve fitting formula, such as	
14	for example, a straight line, curve, nth order polynomial, trigonometric, exponential, or		
15	logarithmic eq	uation.	
16	Example emb	odiment of Using goodness of fit values for monitoring resistance on	
17	electronic devices		
18		An example embodiment of the invention is a method using goodness of	
19	fit value (e.g.,	correlation coefficient) for resistance (test parameter – dependent variable)	
20	on a wafer (e.g	g., device structure) to screen for defects or for process control. The	
21	resistance is m	easured on at least 2 different test structures that have different widths. The	
22	correlation coe	efficient is calculated for the least squares straight line fit of Resistance	
23	(dependent val	ue) vs Width (independent value).	
24		The test method comprises the following. A device structure, such as a	
25	wafer is provid	led. The wafer has at least a first test structure, a second test structure and a	
26	third test struc	ture. The test structures preferably incorporate a resistive portion from	

1	which resistance is measured. For example, see resistance test structures in figures 1 and
2	2.
3	The resistive portion has an effective length (Lx) and an effective width
4	(Wx). The first, second and third test structures have resistive portions with different
5	effective widths (W1 W2, Wi).
6	The resistive portion of the first, second and third type test structures
7	have effective lengths (L1, L2, Li). The effective lengths can be the same for all test
8	structures but do not have to be.
9	Next, the resistance (Ri) of each of the test structures is measured.
10	As shown in figure 3, a fitted curve can be calculated for:
11	(1) (y-axis) by the effective length divided the measured resistance (e.g.,
12	dependent variable) (L1/R1, L2/R2,Li /Ri) and
13	(2) (x-axis) the effective widths (W1, W2,Wi) (independent variable)
14	of the test structures. In this example, a least squares fitted straight line can be calculated.
15	For this example, where there is one independent variable (W) (we
16	assume the L is not changed $-$ e.g., $L1 = L2 =Li$), there is 1 degree of freedom (N).
17	Therefore, we need at least 3 data points (N +2) to calculate a goodness of fit
18	measurement.
19	Also, if all the test sites have the same effective length (L), the
20	fitted curve can be calculated for:
21	(1) (y-axis) one divided by resistance (e.g., dependent variable) (1/R1,
22	1/R2,1 /Ri) and
23	(2) (x-axis) the effective widths (W1, W2,Wi) (independent variable)
24	of the test structures. In this example, a least squares fitted straight line can be calculated.
25	
26	Next, a goodness of fit measurement value (e.g., correlation coefficient
27	(R) or standard error measurement) is calculated for a fitted curve (e.g., least squares fitted
28	straight line).

1	The processes used to form the device can be controlled or the devices
2	screened using the goodness of fit measurement (of the L/R vs W). For example, 95 %
3	percentile or 3 sigma limits can be placed on the value of the goodness of fit measurement.
4	If the goodness of fit measurement is outside of the control limits established, the device
5	(or wafer) is flagged or the process is flagged for process control or other corrective action
6	Figure 4A shows an example frequency plot of r (correlation
7	coefficient) vs frequency. A process control or warning limit can be established base on
8	historical data of r (correlation coefficient) or product requirements.
9	Figure 4B shows an example "goodness of fit value" (e.g., correlation
10	coefficient) vs sample # showing an example control limit. The samples 6, 7, 20 and 21
11	fell below the control limit and would be flagged.
12	
13	The embodiments goodness of fit tests are more sensitive than standard
14	SPC methods because the resistance variation shows up when tested across multiple width
15	test structures (possibly, some type defects test better on different type/width test
16	structures). Also, for the example where the test condition if varied (see fig 5), possibly
17	some type defects show up at better at different test conditions(e.g., temperature). The use
18	of multiple data points also minimizes the "noise" in the process/testing because the other
19	variables that could affect the test are more constant.
20	Another advantage of this embodiments' use for process control is the
21	early detection of 'latent' defects which do not kill a circuit immediately, but which are
22	reliability hazards (such as a metal line with a notch or void or embedded particle
23	becoming an open circuit during operation because of electromigration due to the higher
24	current density.) Also, because the electrical resistance measurement may be performed
25	after the completion of the device (wafer), it is also sensitive to defects, such as voids due
26	to stress migration, that can develop after the formation of the test structures. Comparison
27	of the goodness of fit values derived from measuring the resistances immediately after

27

1	formation of the test structures, and after completion of all process steps may also be done
2	to monitor and control defects that may form in later process steps.
3	
4	A. Sample size – various examples
5	To calculate a goodness of fit value for data with N degrees of freedom
6	(e.g., N independent variables), we need N+2 data points. For example, for the resistance
7	test above, we had 1 degrees of freedom - the Width of the resistance test structure
8	(independent variable) and therefore need 3 data points.
9	There are many different ways to set the sample size for the curve fitting
10	and goodness of fit tests. Examples include sampling by wafer (minimum 3
11	measurements/wafer), by wafers or devices in a batch (process by a batch tool) (e.g.,
12	multiple wafer in a metal sputter tool), by wafers or device thru a tool in a given time
13	period (or sequence) (for example a set of wafers thru a photo tool in a set time period or
14	sequence of runs).
15	Sampling may also vary according to circumstances. For example,
16	routine monitoring may consist of measuring 3 test structures on x number of wafers per
17	batch. If one of more of the sample wafers indicate an excursion, then a further sampling
18	or even all of the remaining wafers may be measured to confirm the excursion or the extent
19	of the problem and also possibly to screen out defective wafers.
20	
21	To calculate a goodness of fit value, at least 3 data points are need in
22	this example of a linear regression (with 1 independent variable). The more data points to
23	better the result in the sense of more samples for detection. However, the more data points
24	uses up more using more area on the wafer (for test sites) and increased test time. In a first
25	example, a wafer has at least 3 test structures where resistance is measured. The three test
26	structure have different effective widths. More test structures can be measured and this can

improve the accuracy of the goodness of fit test (e.g., correlation coefficient).

1						
2		In another example, a wafer with a test structure is tested at three				
3	different conditions (e.g., 3 different temperatures).					
4		In another possible example, multiple test sites (all the same layout) on				
5	the same wafe	r are tested under 2 or more conditions. For example, resistance can be				
6	measured three	e times on 3 different test sites (all same width) at 3 different temperatures.				
7	For example, f	figure 5A shows a plot of resistance vs Temperature.				
8						
9		In another example, a wafer(s) with 3 different test structures (e.g.,				
10	resistance test	structure with different effective widths W1, W2, W3) is tested at 2 different				
11	temperatures (T1 and T2). Figure 5B shows an table with sample resistance values (R). A				
12	curve can be fi	itted to the data for each temperature and a goodness of fit values calculated				
13	for each curve. Different goodness of fit values for the two temperatures may be another					
14	indication of d	efects.				
15		The above examples are non-limiting and combinations of the above				
16	examples can	be used.				
17						
18	Examples					
19		The following non-limiting examples represent preferred forms and bes				
20	modes contem	plated by the inventor for practice of his invention, as well as illustrating the				
21	results obtaine	d through its use.				
22	A.	Resistance test -				
23		Below is an example of an embodiment of the invention simulated for a				
24	resistance mea	surement of test structure on a integrated circuit. The simulation is for				
25	30um long lines, divided into 30 individual segments of 1μm.					
26						
27		The electrical resistance of a line or wire is well known to be:				

```
1
 2
      (1) R = \rho(L/A)
 3
 4
      where:
 5
              \rho is the resistivity
 6
              L is the resistor/conductor length
 7
              A is the cross-sectional area
 8
 9
      For a rectangular cross-section,
10
11
      (2) A = W*T
12
13
              with:
14
              A = area
15
              W being the resistor width
16
              T being the height or thickness
17
18
      In the case of a thin film, the resistance equation is often expressed as:
19
20
      (3) R = R_s(L/W)
21
22
      with
23
                         R is resistance
24
                          R<sub>s</sub>, known as sheet resistance, then defined as:
25
26
      (4) R_s = \rho/T
27
28
      and the ratio of length to width, L/W, is often referred to as the number of squares, or
29
      square count.
30
31
                         In the semiconductor industry, a small difference in the width, W, from
32
      the designed value may be of significant importance. Hence, critical dimension (CD)
```

1 measurements by optical techniques or by electron microscopy are routinely performed to

2 control the manufacturing process. CD measurements may also be done electrically in the

case of resistors and conductors by making use of the resistor equation as follows:

4

3

$$5 (5) R = R_s \left(\frac{L + dL}{W + dW} \right)$$

6

7 with dL and dW being the dimensional differences due to variation that might arise from

8 manufacturing from the designed, or intended, values of L and W. A positive value of dL

or dW would indicate an increase whereas a negative value would indicate a loss from the

designed dimensions.

11

9

Because typically $dL \ll L$ (or a test structure can be deliberately

designed to be so since in modern semiconductor manufacturing dimensional variation is

less than a tenth of a micron, and resistor lengths are at least a few microns), $L + dL \cong L$,

so equation (5) can be algebraically manipulated to:

16

17 (6)
$$\frac{L}{R} = \frac{W}{R} + \frac{dW}{R}$$

18

Equation (6) is recognizable as a linear equation with the dependent

variable (y axis) being 1/R, multiplied by the known value of L, the independent variable

(x axis) being W, with slope $1/R_s$ and y-intercept of dW/ R_s .

22

21

Thus, electrical monitors consisting of at least 2 resistors or conductors

24 of variable widths, can be made to obtain sheet resistance and CD change. The resistances

are measured, and a mathematical best fit by linear regression can be made to obtain the

slope and y-intercept values, from which dW and R_s can be calculated.

1 2

Mathematically, equation 6 requires the resistance measurement of at least 2 resistors or conductors to solve for the 2 unknown values of Rs and dW. Use of 3 or more resistors or conductors enables calculation of 'goodness of fit' values such as the correlation coefficient, and standard error of the regression. This embodiment recognizes and usefully employs the goodness of fit parameters to detect defects. This is because the random presence of defects materially changes the relationship shown in equation 6; i.e., randomly appearing defects introduce additional terms to equation 6 that depend on the

randomly appearing defects introduce additional terms to equation 6 that depend on the number of defects, their sizes and shapes. That is, the presence of defects would cause

more scatter in the data so the fitted line would have a lower correlation coefficient and

12 higher standard error.

A simulation of a set of three, 30um long, 0.5um thick aluminum alloy resistors with equivalent sheet resistance of 60milli-ohms/sq., and linewidths of 0.6, 0.5 and 0.4um, was carried out using Microsoft Excel. A Monte Carlo type simulation was carried out to demonstrate that the correlation coefficient or the standard error (amongst possible other statistical measures) can be a useful parameter to detect the presence of defects. For the simulation, each resistor was divided into a continuous string of thirty 1 um long segments, with each individual segment having a 10% probability of containing a defect of dimensions 0.1 um wide and 0.1 um deep located at the center of an edge of the segment; that is a notch in the shape of a square into the metal.

A segment without a defect has a resistance according to equation 3. A segment with a defect has an increased resistance due to an increased square count that can be approximated by sub-dividing the segment into the two rectangular pieces outside the defect, and the rectangular area that is reduced by the defect. Then the squares corresponding to these 3 pieces are added together.

In this case of a square defect, there is an exact solution for the square 1 2 count, (See e.g., R. W. Berry et. al., Thin Film Technology, Van Nostrand Reinhold Co., 3 1968, p 490.) which is: 4 $(7) \frac{n}{2} = \frac{L_1}{W_1} + \frac{L_2}{W_2} + \frac{1}{2\pi} \left[\frac{(S^2 + 1)}{S} \ln(\frac{S + 1}{S - 1}) - 2\ln(\frac{4S}{S^2 - 1}) \right]$ 5 6 7 where 8 n is the square count 9 L_1 is half the length of the defect, or 0.05 10 W₁ is the width of the resistor segment minus the defect dimension, or, in this 11 example, W-0.1 12 L₂ is the length of one of the sub-rectangles without the defect, or 0.45 13 W₂ is the resistor width, or W 14 $S = W_2/W_1$, or W/(W-0.1)15 16 The results for individual 0.6um, 0.5um, and 0.4um wide segments with a defect are 17 1.76145, 2.13576, and 2.71282 squares, respectively, and are slightly larger than the 18 corresponding values that would be obtained by the approximation method described 19 above. The square counts resulting from this more exact equation is referred to as "No. 20 Squares" in the simulation results. The results are for 30um long lines, divided into 30 21 individual segments of 1 µm. 22 B. 23 Simulation results - Table A 24 Table A below shows the results of the simulation. 25 26 27

1 Table A: Results

Simulation	No.	No. Squares	Width	Slope	Intercept	R _s	dW	R ²	Std Error
Sequence	Defects							1-R ²	
1	1	9.981079	0.6	16.76017	-0.0718687	0.059665	-0.0042881	0.999989384	7.7229E-03
	1	8.314521	0.5					1.06163E-05	
	2	6.629045	0.4						
2	2	9.962229	0.6	16.75918	-0.0963319	0.059669	-0.005748	0.999990038	7.4808E-03
	3	8.277149	0.5					9.96221E-06	
	3	6.610394	0.4						
3	3	9.943451	0.6	16.57203	-0.0027982	0.060343	-0.00017	0.999989952	7.4291E-03
	3	8.277149	0.5					1.00481E-05	
	2	6.629045	0.4						
4	3	9.943451	0.6	16.85024	-0.1604517	0.059346	-0.0095222	0.999958849	1.5287E-02
-	3	8.277149	0.5					4.11505E-05	
	5	6.573403	0.4						
5	4	9.924743	0.6	16.66448	-0.0800073	0.060008	-0.0048011	0.99996032	1.4846E-02
-	5	8.240112	0.5					3.968E-05	
		6.591846	0.4						
6	3	9.943451	0.6	16.75802	-0.0957383	0.059673	-0.005713	0.999739295	3.8271E-02
	1	8.314521	0.5					2.60705E-04	
	4	6.591846	0.4						
7	1	9.981079	0.6	16.85343	-0.1309582	0.059335	-0.0077704	1	4.6332E-05
-	2	8.295793	0.5					3.77882E-10	
	3	6.610394	0.4						
8	4	9.924743	0.6	16.47849	0.04395002	0.060685	0.00266711	0.999956158	1.5431E-02
	2 2	8.295793	0.5					4.38424E-05	
		6.629045	0.4						
9	1	9.981079	0.6	16.85343	-0.1371727	0.059335	-0.0081392	0.999959459	1.5176E-02
	3	8.277149 6.610394	0.5					4.05412E-05	
10									
10	0	10	0.6	17.04077	-0.2674271	0.058683	-0.0156934		1.0525E-01
-	9	8.167024 6.591846	0.5					1.903587E-03	
11	2	9.962229 8.277149	0.6	16.47781	0.06310843	0.060688	0.00382990	0.999829238	3.0454E-02
	0	6.666667	0.5					1.70762E-04	
12				16.000.46					
12	6	9.887538	0.6	16.29246	0.12456159	0.061378	0.00764535		3.0620E-02
-	2 2	8.295793 6.629045	0.5					1.76574E-04	
12				1604616	0.000.60=				
13	5	9.981079 8.240112		16.94616	-0.2020687	0.05901	-0.0119242	0.999750695	3.7845E-02
	4	6.591846	0.5					2.49305E-04	
14				16 20245	0.10(001.11	0.06-2-5	0.00.00		
14	5	9.887538	0.6	16.29246	0.10600141	0.061378	0.00650616	0.999958502	1.4843E-02
-	2	8.240112 6.629045	0.5					4.14983E-05	
15				16.0510:	0.155050=				
15	2	9.962229	0.6	16.85191	-0.1550689	0.05934	-0.0092019		1.5063E-02
í	4	8.258589	0.5			1		3.9947E-05	

1	
2	
3	The simulation was of 30um long lines, divided into 30 individual
4	segments of 1µm.
5	The results of 15 random trials are shown in table A above, where "No.
6	Defects" is the total number of defects derived from the 10% probability of each of the 30
7	segments having a defect, "R ² " is the correlation coefficient for a linear regression
8	calculated with the Excel function RSQ, and "Std Error" is the standard error of the
9	regression, calculated with the Excel function STEYX.
10	
11	The simulation results show that more defects result in a poorer fit as
12	seen by lower values in the correlation coefficient (or its deviation from unity, 1-R ² ,) and
13	higher values of the standard error For comparison, for zero defects in all 3 of the
14	example linewidths, Excel calculates a correlation coefficient of 1.0 (or 1- R ² of about 1E-
15	15) and standard error of less than 1E-6.
16	Thus, it is concluded that the presence of defects significantly degrades
17	the "goodness of fit statistics". In actual practice, it may be necessary to first establish the
18	baseline statistics for a given production line. Then ongoing routine electrical
19	measurements and calculations of the type described in this disclosure can be used to
20	monitor for significant deviations from the normal baseline, thereby giving a signal to
21	scrap or further evaluate potential unreliable or poor quality films or lines or resistors. The
22	calculations are readily done by the existing modern measurement tools already being used
23	which are controlled by computers with capabilities for performing the regression and
24	goodness of fit statistics.
25 26	It is also ammonate that the constitute of the little is a large transfer.
27	It is also apparent that the sensitivity of the line resistance to defects
28	increase as the linewidth becomes smaller. Thus, this technique is also scalable, and
20	becomes more valuable as the technology shrinks.

1	This example shows that common "goodness of fit" statistics such as
2	the correlation coefficient and standard error can be usefully employed to monitor the
3	stability of a process. It is also likely that other statistical values or parameters, such as F
4	statistics may also be used in the same manner, but the correlation coefficient and standard
5	error were used as a simple demonstration.
6	Other examples – E.g. Capacitance
7	Most generally embodiments of this invention can be applied to any
8	measurable parameter (dependent variable) that can be related by a mathematical equation
9	to one or more independent variables.
10	
11	Another example is the monitoring of dielectric capacitance such as for
12	gate oxides. Two components may contribute to the measured capacitance, the area or
13	parallel plate capacitance and the perimeter or fringe capacitance if the measured capacitor
14	is made sufficiently distant from another capacitor so that coupling capacitance is not
15	significant. The capacitance can then be represented by:
16	
17	$C_{\text{meas.}} = C_{\text{area}} + C_{\text{fringe}}$
18	Where C _{meas.} is total capacitance measured
19	C _{area} is Capacitance of area component
20	C _{fringe} capacitance of fringe component
21	
22	Further, the fringe capacitance can be represented by a unit length
23	capacitance multiplied by the perimeter (P):
24	
25	$C_{\text{meas.}} = C_{\text{area}} + P * c_{\text{fringe}}$
26	
27	where P is the perimeter length and cfringe is the capacitance per length.

1	Note: Above, we deliberately used lower case c to distinguish this from upper case Cfringe
2	above.
3	
4	
5	By using 3 or more capacitors of the same area, but different perimeter
6	lengths (for example any 3 or more capacitors of area 100 sq. um, consisting of length and
7	width of 1 x 100, 2 x 50, 4 x 25, 5 x 20, or 10 x 10 um), the measured capacitance can be
8	curve fitted to the perimeter. Then again, goodness of fit values can be used to evaluate
9	whether there is an issue or problem with the capacitors.
10	Benefits
11	Embodiments of the invention are automated, scalable testing technique
12	for detecting very small defects or low level fluctuations. The technique can also be
13	applied immediately after the conductor or resistor is fabricated, or after completion of all
14	process steps so that defects such as stress induced metal voids that are generated in later
15	processing, can also be detected. The technique, however, is not restricted to metal lines,
16	but can be applied to doped Si, doped polysilicon, polycides, and salicides; that is, to any
17	film whose resistance can be measured.
18	The invention can be implemented using any type of test and test
19	structure. For example, tests could include capacitance test. Test structures can be used
20	that have structures formed adjacent to said resistive portion to measure the effects of
21	micro loading or chemical-mechanical polishing. See US patent 6,403,389 (Chang, et al.).
22	Also, for example the test structures described in US patent 6,403,389 (Chang, et al.)
23	could be used.
24	In the above description numerous specific details are set forth such as
25	widths, lengths, thicknesses, etc., in order to provide a more thorough understanding of the
26	present invention. It will be obvious, however, to one skilled in the art that the present
27	invention may be practiced without these details. In other instances, well known processes

1	have not been described in detail in order to not unnecessarily obscure the present
2	invention.
3	Unless explicitly stated otherwise, each numerical value and range
4	should be interpreted as being approximate as if the word about or approximately
5	preceded the value of the value or range.
6	While the invention has been particularly shown and described with
7	reference to the preferred embodiments thereof, it will be understood by those skilled in
8	the art that various changes in form and details may be made without departing from the
9	spirit and scope of the invention. It is intended to cover various modifications and similar
10	arrangements and procedures, and the scope of the appended claims therefore should be
11	accorded the broadest interpretation so as to encompass all such modifications and similar
12	arrangements and procedures.